Day 1: Verilog Self-Checking testbench of a 2:1 mux. (*Sorry for the audio)

Relating verilog testbench constructs with SystemVerilog and UVM for better understanding.