Day 2: Dff Self checking TB in Verilog and Why interface is important ?

---

Day 1: Day 1.2: Verilog Self-Checking testbench of a 2:1 mux. (Continue)

Day 1: Verilog Self-Checking testbench of a 2:1 mux. (*Sorry for the audio)

---

System Verilog Assertions (Notes)

---